• State TI Thinks Resolved
  • Locked Locked
  • Replies 6 replies
  • Answers 2 answers
  • Subscribers 62 subscribers
  • Views 180 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UCD90120: Cascading UCD90120

Abhijit Khadilkar
Intellectual 275 points
Part Number: UCD90120
Other Parts Discussed in Thread: UCD90160A, UCD90160,

Hello Experts, 

There are two UCD90120 in the design since i have to monitor more than 13 voltage inputs. The two UCD90120 are cascaded. There is a master FPGA in the 

Below are the requirements:

  1. UCD 1 sequence starts with nRESET going high. nRESET has a RC circuit. nRESET can also be controlled by FPGA.
  2. GPIO14 is used as power good to next UCD GPIO 17.
  3. UCD2 GPIO16 is used as Power good to FPGA as well as used to control the reset of SOC.

Is this circuit fine?

Please refer the attachment for the diagram.

thanks, Abhijit