• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 63 subscribers
  • Views 313 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

BQ76952: DDSG: output logic

Francis Jiang
Expert 3160 points
Part Number: BQ76952

Hi Team,

  1. Are the DDSG pin can drive an active high output(digital output mode) and provide signals related to protection faults(DDSG functionality) at the same time?
  2. When DDSG used as a digital output, are DSG state and DDSG state strongly correlated? For example, when DSG output change, the DDSG output will follow the change? If yes, what is the time delay between them? 

Thanks for you strongly support.

BRs,

Francis Jiang

  • +1
    TI__Guru* 81034 points

    Hi Francis,

    The DDSG pin can be configured as a general purpose output OR for DDSG functionality, but not both at the same time.

    The DDSG will follow the DSG state and the DCHG pin will follow the CHG state. There is no time delay between them. The only exception is when precharge or predischarge features are being used. As stated in the BQ769x2 Low Side FET application report:

    "The DDSG and DCHG outputs from the BQ769x2 combine the pre and main FET drive signals. If the designer wants precharge and or predischarge features, options include controlling the precharge or predischarge path from the host and using logic to inhibit the main FET driver when the presignal is applied"

    Best regards,

    Matt

  • 0 in reply to Matt Sunna
    TI__Expert 3160 points

    Hi Matt,

    Thanks for help check them, which confirm my guess.

    Could you please tell me where the words come from? I just know PCHG/PDSG and CHG/DSG will have some cooperative action to protect body diode.

    Matt Sunna said:
    "The DDSG and DCHG outputs from the BQ769x2 combine the pre and main FET drive signals. If the designer wants precharge and or predischarge features, options include controlling the precharge or predischarge path from the host and using logic to inhibit the main FET driver when the presignal is applied"

    BRs,

    Francis Jiang