Other Parts Discussed in Thread: PMP6712
Hello,
Regarding the selection of the SS capacitor value for the slave controller.
The Datasheet states: It is recommended that the SS on the master controller starts before the SS on the slave controller
Would you recommend staggering the EN signals, and/or increasing the value of the slave SS capacitor?
How best to set this timing? i.e. ensure the slave starts after ~10 clock cycles on SYNC pin?
Lastly, the SS capacitor sets the cycle-by-cycle current duration (& hiccup mode off-time duration) - would this imply we'd want the master * slave SS capacitors to be closely matched?
Thank you in advance,
Iain