• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 63 subscribers
  • Views 251 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

CSD23280F3: PSpice simulation

CSD23280F3: CSD23280F3

Prayag Sahoo
Expert 5225 points
Part Number: CSD23280F3
Other Parts Discussed in Thread: CSD13380F3

Hi Guys,

While simulating CSD23280F3 in Pspice for TI it was observed that its characteristics are different from the ones given in the datasheet. It appears the Drain and Source are interchanged.

Is this a problem on my end or does anyone else also face this problem ?

- Prayag

  • 0
    TI__Mastermind 38330 points

    Hi Prayag,

    Thanks for the inquiry. It looks like this model was never updated in PSpice for TI to correct the in the pin assignments error. The drain and source are swapped. I apologize for the confusion and will work to get this updated. In the meantime, you can swap the drain and source pins in your schematic.

    Best Regards,

    John Wallace

    TI FET Applications

  • 0
    TI__Expert 5225 points

    Hi John,

    Thank you for your response. Will do as suggested.

    Also I have faced similar issue with CSD13380F3. (swapped drain and source). It would be helpful if you could confirm this also.

    Thank You

    -Prayag

  • 0 in reply to Prayag Sahoo
    TI__Mastermind 38330 points

    Hi Prayag,

    Thanks again and apologies for the confusion. I checked the CSD13380F3 model in PSpice for TI and it looks correct. I have a simple leakage test circuit and run DC bias. The drain-source leakage current with VDS = 3V & VGS = 0V is ~335pA.

    Best Regards,

    John