Part Number: TPS3899
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Felix
The RESET should go low when VDD is more than POR voltage.
Let's say VCC_3V3_IO has crossed thershold then RESET will be completely dependedent on VCC_1V8 after the delay time.
You can share the timing diagram if you want more clarification.
Regards
Trailokya