Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

  • State Resolved
  • Locked Locked
  • Replies 6 replies
  • Answers 1 answer
  • Subscribers 65 subscribers
  • Views 306 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS3710: Start-up delay

K.Yaita
Guru 29710 points
Part Number: TPS3710

Hi Team,

The datasheet shows 
>(2) During power on, VDD must exceed 1.8 V for at least 150 µs before the output is in a correct state.

I believe "1.8V" is typo and 0.8V is correct because V(POR) is 0.8V(max).
Is my understanding correct?


Best Regards,
Yaita