• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 157 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS7H1101-SP: Multiple Load

Mark Philip Felipe
Genius 10820 points
Part Number: TPS7H1101-SP

Hi Team,

The datasheet has the following statement: "For demanding load requirements, multiple LDOs can be paralleled".  Is there a recommended configuration for paralleling three.  I have 5V in and 4.5V out.  This should be lower profile and more efficient than TPS50601A Master/Slave.

Can we get some clarification for this?

Thank you.

-Mark

  • 0
    TI__Guru 62930 points

    Mark,

    The LDO is designed to parallel 2 LDO using cross coupling of the PCL and CS pins to manage current sharing.

    If three LDOs are needed, then an alternate parallel technique will need to be used.

    This app note discusses paralleling multiple LDOs using ballast resistors.

    https://www.ti.com/lit/pdf/SBVA093

    There are also other references in this app note on usage of ballast resistors to parallel output current that may be helpful.

    If this answers your question, please click this resolved my question.
    Regards,
    Wade