I see the delay time (see Figure 17) Td is specified for various input voltages (see section 7.6) from ~ 130usec to 180usec and a fixed set of Cin, Cload, CT.
Do we have any data on how the Td (delay time) varies with CT?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
I see the delay time (see Figure 17) Td is specified for various input voltages (see section 7.6) from ~ 130usec to 180usec and a fixed set of Cin, Cload, CT.
Do we have any data on how the Td (delay time) varies with CT?
Hi Steve,
We do not have characterization data with regard to the relationship between CT and delay time specified.
We do have evaluation modules available where the customer can observe experimentally the performance of the device.
These evaluation modules can be ordered here: https://www.ti.com/tool/TPS22810EVM
Best Regards,
Elizabeth