• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 62 subscribers
  • Views 283 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TUSB544RNQEVM: some questions while testing

Gu Grey
Prodigy 30 points
Part Number: TUSB544RNQEVM
Other Parts Discussed in Thread: TUSB544

TUSB544 demo setting:

I2C_EN: F

SLP_S0#: 1

SWAP:0

  1. TUSB544 EVM demo 2 lane DP+USB3.0 function, upstream connect PC, downstream connect type C hub ( which support HDMI and USB3.0 function), we found USB3.0 function is OK, but 2 lane DP function only can work normally on type C one side, other side can’t display normally in 2 lane mode ,checked flip pin have status change accordingly.
  2. 4 lane DP mode, demo bard R1/R2 are populated, so AUXP connect directly to SBU1, AUXN to SBU2, but why does the function can work normally when flip type C?
  3. For TUSB544 source side and sink side setting, what’s the difference for function or performance? We tested no difference.
  4. From USB3.1 mode to 4 lane DP mode, does any timing of CTL0 and CTL1 required? Demo board default setting is CTL0=H, CTL1=L and USB3.0 mode without no timing, but why can this setting change to 4 lane DP mode successfully?
  • 0
    TI__Guru**** 181041 points

    Hi

    1. TUSB544 EVM demo 2 lane DP+USB3.0 function, upstream connect PC, downstream connect type C hub ( which support HDMI and USB3.0 function), we found USB3.0 function is OK, but 2 lane DP function only can work normally on type C one side, other side can’t display normally in 2 lane mode ,checked flip pin have status change accordingly.
      1. Did you flip on the upstream PC or the downstream hub side? With the EVM, you should only flip on the upstream side that is connected to the PC.
    2. 4 lane DP mode, demo bard R1/R2 are populated, so AUXP connect directly to SBU1, AUXN to SBU2, but why does the function can work normally when flip type C?
      1. Which side did you flip? The PD controller on the PC or the PD controller on the Type C hub will handle the Type C flip depends on which side gets flipped.
    3. For TUSB544 source side and sink side setting, what’s the difference for function or performance? We tested no difference.
      1. TUSB544 has no concept of source or sink. All we saying is that TUSB544 can be used on both the source or the sink side.
    4. From USB3.1 mode to 4 lane DP mode, does any timing of CTL0 and CTL1 required? Demo board default setting is CTL0=H, CTL1=L and USB3.0 mode without no timing, but why can this setting change to 4 lane DP mode successfully?
      1. If you power up with CTL1 set to 1 and CTL0 = 0, then there is no timing requirement. TUSB544 will go straight into 4 lane DP mode.

    Thanks

    David