HI TI engineer,
Please tell me about the UVLO resistance setting.
Under the following conditions,
Input voltage: 12vDC
Output voltage: 5vDC
UVLO released voltage: 10.5v
Currently, the following circuit constants are used,
However, the released voltage is not 10.5v, and I would like to know the optimum constant.
Please.
