Hi,
Would it be possible to use the architecture proposed on page 36 of the datasheet for Priority Power MUX Operation but connecting the dvdt pin output of the primary efuse to the SHDN# pin of the secondary efuse through an N-channel MOSFET? Is there any problem this can cause or do you see any problem?