Hi,
In the datasheet there is a section describing the internal PMOS have back diodes to help in reverse current situations during power down. The datasheets suggests external limiting if there is extended reverse voltage. Can you provide a recommended limiting technique for this LDO?
Thanks,
Jose