• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 288 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS65219: Schematic review

Minghao Yin
Prodigy 365 points
Part Number: TPS65219

Hi Team,

This is our customer schematic about TPS6521902.

Is there any defect in it?

TPS6521902.pdf

  • 0
    TI__Mastermind 22156 points

    Hi,

    Thanks for sharing the schematic. We will take a look and provide feedback within the next 2 business days. 

    Thanks,

    Brenda

  • 0 in reply to Brenda Diaz
    TI__Mastermind 22156 points

    Hi,

    We have reviewed the PMIC schematic (page#1). Please find the feedback below and let us know if there are any questions. We recommend getting the full schematic reviewed by the Sitara processor team so they can review the connections to the processor. 

    • VDD1P8: This is an internal LDO that requires a 2.2uF cap placed on the same layer as the PMIC. Customer schematic is not showing the correct capacitor value.

    • Bucks output cap: The Buck1/Buck2/Buck3 on the TPS6521902 NVM were configured as Quasi-fixed frequency and high bandwidth which requires a minimum of 30uF local output capacitance (after de-rating). 47uF output capacitance is typically used. Please increase the output cap on Buck1 accordingly. Output cap for Buck2/Buck3 can also be increased to make sure it is above 30uF after de-rating.   

    • LDOs output cap: The output capacitance on all LDOs is incorrect and exceeds the maximum limit for the local output cap. Each LDO require a 2.2uF local capacitance (typical). 

    • VSYS: Vsys is the main PMIC supply and requires a 2.2uF input cap. Please add a 2.2uF capacitor.

    • nRSTOUT: This pin has a pull-up to VDD3V3. If this pin is used to drive MCU_PORz on the processor, please make sure there is an AND gate or a buffer in between the two signals. MCU_PORz on the AM62 use a 1.8V domain. 

    • nINT: This pin requires a pull-up resistor but customer schematic doesn't show any. Please make sure the pull-up exist in another page of the full schematic. 

    • VDD3V3: I couldn't find the external IC that supplies VDD3V3. Is this an external 3.3V Buck regulator? We recommend using the PMIC GPO2 to enable the external IC that supplies the 3.3V. If GPO2 (open-drain) is used, make sure it has an external pull-up resistor. 

    Thanks,

    Brenda