This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS62933: PSpice: different max step size value has the different simulation result

Part Number: TPS62933

Hi, 

I'm using Pspice for TI + TPS62933 PSpice Transient Model to simulte the circuit. According to the example design, Vin=24V, Output=5V 3A. The buck IC operates at around 500kHz (2us period). In the PSpice simulation profile, if I increase "max step size" value, the simulation result will be incorrect after a certain max step size threshold. 

run to time=200us for all trails

Trail 1max step size=5ns

Trial 2: max step size=20ns

Trail 3max step size=40ns

Trail 4max step size=50ns

  • Hello Steven,

    This is known thing that using larger simulation step size could cause wrong simulation results. Please do not change the default simulation setting. Or you could use smaller step size. 

  • Hi Miranda, 

    Why large max step size will lead to the incorrect result? 

    Is there a rule of thumb to select the appropriate max step size for all general circuit? If max step size is too large, the result be will incorrect. If max step size is too small, the simulation will take a long time. Do we have to start from small step size and make trails? 

    Thanks 

  • Hello Steven,

    It's always an important thing to get a proper max-step-size during pspice model development. Too big max-step-size could cause simulation results inaccurate. Too small max-step-size could cause very long simulation time. Actually the simulation setting we posted on ti.com is fairly proper value after our many tests. So please use our example max-step-size value first. P.S. In my experience, I will set about 1ns~100ns, if results looking bad, I will decrease the value then check again.