Hi team,
I see in datasheet it's required that typical rise/fall time of switching FET should be less than 10ns. My customer use FET with around 20ns. What's the impact?
Thanks.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi, Iris
rise and fall time will impact the efficiency and the minimum/max duty cycle.