What is the tolerance of the internal VREF? We are trying to decide if we need an external VREF for the ADC and need to know the tolerance of the internal VREF.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
What is the tolerance of the internal VREF? We are trying to decide if we need an external VREF for the ADC and need to know the tolerance of the internal VREF.
Hi David,
Good to hear from you again!
The error of internal VREF contributes a significant amount of error to the ADC. This is seen in the fact that the INL is 1.2LSB with external reference, and -4/+9 LSB with internal.
More specifically, the 6 sigma max and min of the VREF rail are 4.08V and 3.95V respectively.
On another note, have you looked at our most recent driver, UCC5880? This updated driver has smaller package, improved features, and is our recommendation for any new designs. https://www.ti.com/product/UCC5880-Q1 We even have a full inverter reference design with this driver: https://www.ti.com/tool/TIDM-02014
Regards,
Daniel
Thanks for the quick response! This is exactly what we needed!
We will keep the UCC5880 in mind as a consideration for our next design iteration.