Customer found the delay timing was around 500ms from asserting the DFETOFF through MCU to DSG FETs off. At the B label in the below waveform, customer asserted the DFETOFF pin, and A label showed DSG FET was turned off with Vds increasing(CH1). Could you please help check whether the delay makes sense?