• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 64 subscribers
  • Views 246 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

AM6442: I2C PMIC TPS65220 compliant

TPS65220: I2C SDA SCL : VIL max value ?

Thierry HAUSER
Intellectual 330 points
Part Number: TPS65220
Other Parts Discussed in Thread: TPS65219

Hello,

Into this table extracted from TPS65220 SLVSGY1A – DECEMBER 2022 – REVISED JULY 2023.

I wonder if there is an typo concerning VIL max.

I2C standard define VILmax as 30% of VDD and VIH min as 70% of VDD also.

I guess that into this datasheet VIHmin =1.26V if related to 1.8V*70%=1.26V ....so VIL max= should be 0.54V.

Is it right?

I guess there is a typo because  into I2C standard VOLmax is also defined as 0.4V for VDD>2V

  • 0
    TI__Mastermind 20156 points

    Hi,

    Thank You for using E2E. We will review the information in your message and provide an update by Nov-14-2023. 

    Thanks,

    Brenda

  • 0 in reply to Brenda Diaz
    TI__Mastermind 20156 points

    Hi,

    Thank You for your patience. The TPS65219 PMIC doesn't have a VIO pin so the maximum VIL is not necessary equal to 0.3*VDD as noted in the I2C standard. The voltage level comes from the IP used. The internal digital gates/buffer use a 1.8V reference and this is isolated from the external pull-up supply. 

    The 0.4V comes from the worst case scenario during the device characterization.    

    Thanks,

    Brenda