• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 63 subscribers
  • Views 157 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UCC21750: Time limitation

Barton Tung
Expert 3110 points
Part Number: UCC21750
Other Parts Discussed in Thread: UCC5350, UCC5390

Hi expert,

My customer is interested in UCC21750, but their application required a really fast response timing.

They were reading the datasheet and found that theres a feature called Diglitch filter.

This feature essentially prevents the driver getting falsely activated by noise.

The question and concern is that does this means the overall time response will be 

tINFIL(input filter) + tPDHL (propagation delay high to low)?

How would you calculate the overall time delay?

Thanks

  • +1
    TI__Mastermind 23206 points

    Hi Barton,

    Can you numerically define your customer's propagation delay requirement? And ask for the relevant technical conditions that determine this limit in their system?

    The IN+ deglitch time for the UCC21750 is 40 ns. The 90ns total propation delay tplh and tphl already includes this 40ns; you don't want to add it twice.

    It is helpful to increase the noise immunity of the gate driver, but it does add to the propagation delay. If you need a shorter propagation delay you can use the UCC5350 or UCC5390. These do not have the integrated overcurrent protection of the UCC21750, and do not have an analog to PWM sense pin.

    Best regards,

    Sean