• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 280 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS3430-Q1: TPS3430-Q1 review schematic

Lawrence He
Genius 3115 points
Part Number: TPS3430-Q1
Other Parts Discussed in Thread: TPS3430,

Hi, Support Team

TPS3430_LHM_WDI have 3.3v, LHM_WDO_OUT will keep low.

if TPS3430_LHM_WDI dont have 3.3v, LHM_WDO_OUT will turn to Hign

schematic as below chart:  have any concern?

also we use Watchdog calculator tool

TPS3430 watchdog timing calculator.xlsx

if any suggestion, Please advise me.

Thanks,

Best regards,

Lawrence

  • 0
    TI__Mastermind 19100 points

    Hi Lawrence,

    I have reviewed latching WD schematic for the TPS3430-Q1 and everything looks good. 

    "TPS3430_LHM_WDI have 3.3v, LHM_WDO_OUT will keep low.

    if TPS3430_LHM_WDI dont have 3.3v, LHM_WDO_OUT will turn to Hign"

    From your statement above, I just want to make sure that the WDI pulse is registering a falling edge during the timeout window of the WD. From the statement above, I am getting an impression that the WDI pin input is being held constant. 

    Jesse