This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS25990: Configuring the limitations by HW (resistors) - V_ref and V_lim

Part Number: TPS25990
Other Parts Discussed in Thread: TPS25985,

Hi,

I'm using a dual eFuse topology (TPS25990 in parallel to TPS25985) - I used TI's calculator for the required resistors and capacitor configuration.

When I checked the EVM for reference I saw that the resistors are not populated at all - and when I tested my design I saw that the configuration was set by the internal register and not by my external resistor (as default).

Can this default be altered for HW configuration instead of SW configuration?

Also, in parallel connection, at start up, how do I know what is the inrush limit? the current sharing threshold is valid during start up? 

Thanks for your help!

Best Regards,

Eyal Bar