This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LM7480-Q1: DGATE and HGATE drivers not pulling LOW when EN/UVLO is 0V

Part Number: LM7480-Q1

Hi everyone, 

I'm using the LM7480-Q1 in my schematic as an Ideal Diode IC and an Input Source Selection circuitry between two input sources. However, while testing the IC (only one channel, not changing betweem the two input sources), I just noticed a strange behaviour. The IC is working fine as soon as the EN/UVLO pin is pulled high (3.3V), but when I try to disable it (pulling EN/UVLO low at 0V) the DGATE and HGATE driver signals remain high! I have tested it with my two input sources independently, and I experienced difference behaviours as well even though the circuits are the same: 

- 24V input source: the DGATE signal is still high when the EN/UVLO pin is pulled low (0V), but the HGATE signal is pulled low (which should also happen to the DGATE signal). 

- Battery input source (around 23V): both DGATE and HGATE signals are still high when the EN/UVLO pin is pulled low (0V). 

I checked it and the EN/UVLO voltage is exactly 0.0V in both cases to check that it's below the minimum V(ENF) voltage (0.3V according to the datasheet). In this case, the LM7480-Q1 should enter shutdown mode, disabling both gate drivers, but apparently it's not working as intended. Below you can find the schematic for the 24V input source (as an example): 

In this case, the R404 and C408 are mounted to reduce the inrush current (100Ohms and 22nF, respectively). 

I hope this is enough information for you to help me determine the source of the issue. Thank you very much for your time and I'm looking forward to your reply. 

Best regards,

Juan

  • Hi Juan,

    Thanks for reaching out to us!

    Thanks for the information.

    LM7480-Q1 has two gates, DGATE and HGATE and they are driven with respect to sources of the FETs and not ground.By which I mean the DGATE FET is driven with respect to VIN and HGATE FET is driven with respect to VOUT. When you pull EN/UVLO to 0, your VGS should drop to zero and Vgate will still hold some value accordingly.

    Please find the turn off behavior with EN. DGATE follows VIN and HGATE follows VOUT and once EN goes low.

    Can you check and confirm if this is what you see?

    Thanks and Regards

    Shiven Dhir.

  • Hi Shiven, 

    I was analyzing everything today, and apparently the HGATE switch was broken before I started testing the board. I took another prototype fresh from stock and everything works as expected, so there aren't any problems anymore. 

    Thanks a lot for your quick reply!

    Best regards,

    Juan