• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 351 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

BQ76952: Alert signal functionality issue in BQ76952

Hardik Jani
Prodigy 60 points
Part Number: BQ76952
Other Parts Discussed in Thread: BQSTUDIO

Hello folks ,


BQ76952 : I want to use alert pin as ALERT SIGNAL when any fault is triggered except CUV.


I have configured setting:AlertPinConfig, Setting: Default Alarm Mask , SF Alert mask A  but still We have facing some issue.

Please find configuration as below
Alert pin config : 0x22  (the output voltage is driven by the REG1 LDO (which can be programmed from 1.8 V to 5.0 V))
Default Alarm mask : 0X1000 (As want decision based on SF Alert mask register)
SF Alert mask A : 0XF8 (Disable CUV Bit for Alert pin)

Issue : When i checked alert pin signal for CUV fault alert pin is not getting high as per expected behaviour as disabled in SF Alert A register , but when any other fault along with CUV triggred for example UTC in that case Alert pin change its state to high(Which is expected) but UTC fault is solved and CUV fault is present at that time ALERT Signal is high for CUV also which is disable. Can you please help me with this issue. ?AfterDefaultAlarmMaskChange.gg.csv

  • 0
    TI__Mastermind 25650 points

    Hi Hardik,

    The ALERT signal will stay high until it is manually cleared by an MCU. The individual bits in the Alarm Status register can be cleared by writing a 1 to them. Once the Alarm Status register = 0x0000, the ALERT signal will go low.

    Regards,

    Max Verboncoeur

  • 0 in reply to Max Verboncoeur
    Prodigy 60 points

    Hello Maxwell,


    Thanks for the response.


    We manually clear the alarm status register by writing a bit high to it and it is also working as per that when a fault is clear it goes low but my concern is when

    two faults are present, one which is masked in sf alert mask A suppose it is cuv and other one is not masked for ex UTC so when UTC is cleared(even if cuv is

    present) we expect that alert pin goes low as we write high , but alert pin goes low only when masked fault (cuv) also get cleared.


    Please also have a look on configuration i attached above for reference.

  • 0 in reply to Hardik Jani
    TI__Mastermind 25650 points

    Hi Hardik,

    This is very odd. Could you try taking a log in bqStudio of this behavior? Maybe there is something that we are not seeing.

    Regards,

    Max Verboncoeur