This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS1210-Q1: Usage problems

Part Number: TPS1210-Q1

When we used the chip TPS12100, we found that in the short-circuit protection mode, according to the description in the data manual, the FLT fault can be cleared only when the INP input is first given to the low level and then to the high level, as shown in the following figure:

However, in the actual use process, it is found that when the short-circuit protection FLT becomes low, the MCU gives a low level to the INP, and the FLT fault state disappears immediately, as shown in the following figure. What is the reason for this? Is it the chip reason or the wrong way of use?

  • Hi ian,

    Your observation on actual bench test is correct. FLT/ resets it's logic and becomes HIGH as soon as INP is pulled LOW.

    We will update Figure 9-9 in the data sheet for the final release. 

    Thanks for pointing it.

    Best Regards,

    Rakesh