This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

BQ79656-Q1: Design Support

Part Number: BQ79656-Q1
Dear TI support,
We are testing on 4-Layer design with BQ76596 AFE IC. Our observations are following.
  1. Once in a while we are getting cell balancing voltage dips on 1st 8 cell voltages connected in series once in a while during Charging or discharging. As shown in Pic-1. 
 
# Note: GND_S = CELL-1_-VE + AVSS + CVSS + DVSS + REFHM
2. We concluded it as communications error so we balanced our Daisy chain. We mitigated this issue by putting Y-Capacitor of 0.1uF 100V capacitor externally between the Low voltage ground (12V) and High Voltage ground GND_S (48V).
We request you to kindly check our layout, is it or is it not according to your given layout guidelines in the datasheet ?
Please let me know if anything more require from our side
   
Best Regards,
Veto C.