Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

  • State TI Thinks Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 2 answers
  • Subscribers 64 subscribers
  • Views 189 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TPS62560:デットタイムのON/OFFともに同じ？

TPS62560: Is the dead time the same for both ON and OFF?

?? ??
Prodigy 30 points
Part Number: TPS62560

I understood that the dead time when ON is a few ns.

Is it the same time when OFF?
(Are the setting times for ON and OFF different?)

Is the design value 2ns(typ)?

Does the fall time of the waveform and the recovery time of the diode correspond to the dead time?

  • 0
    TI__Expert 3530 points

    Hello,

    The dead time for HS-FET off and LS-FET on could be different to the dead time LS-FET off to HS-FET on.

    The target for the design is that the dead time should be sort as possible but always >0 over all conditions.

    The fall/rise time of the wave form isn't part of the dead time, please see plot below.

    Best regards,

    Sepp

  • 0 in reply to Josef Marsmann
    Prodigy 30 points

    Hello,

    I understood that the dead time is different on and off.
    What are the factors that determine the dead time? (Which control is used to determine this?)
    We would like to make sure that we do not turn ON simultaneously in any case.

    Best regards,

  • 0 in reply to ?? ??
    TI__Expert 3530 points

    Hello,

    The internal control mechanism ensures under all conditions that the two FETs are never switched on at the same time. You can't influence this from outside.

    Best regards,

    Sepp

  • 0 in reply to Josef Marsmann
    Prodigy 30 points

    Hello,

    Thanks for the answer.

    What is the internal mechanism?
    Why not turn on at the same time?
    (For example, the Vgs of the High FET is monitored internally, so they do not turn on at the same time, etc.)

    Best regards,

  • 0 in reply to ?? ??
    TI__Expert 3530 points

    Hello,

    Before the the High FET is switching on, there is a check that the Low FET is turned off and the other way around to avoid that both are on.

    Best regards,

    Sepp