• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 258 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LP8758-B0: About VANA pin layout

Albert Sun
Intellectual 360 points
Part Number: LP8758-B0

Hi Team,

Datasheet tells VANA should be connected to VIN BX pins directly on PCB. However from your layout recommendation it does not directly connected on the top layer. Could i just connect VANA to VIN B3 on top layer?

-A

  • 0
    TI__Genius 10772 points

    Hi Albert,

    The datasheet specifies that the VANA must be isolated from noisy signals, and it should be connected directly to a quiet system voltage node, and that it must be connected to the same power node as the VIN_Bx pins. As you notice in your picture, the VANA is connected to VIN and so is the VIN_Bx so it is just representing this connection to the same power node as stated in the datasheet. As long as you connect this to the same power node as VIN_Bx, and avoid/isolate from noisy signals it should be fine. Going through multiple layers could introduce parasitics though, so it is recommended to put the decoupling capacitor as close to VANA pin as possible.

    Thanks,
    Field

  • 0 in reply to Field Tolson
    Intellectual 360 points

    Hi Field,

    How about below layout? The C1 pin is directly shorted to other layters.

    -A

  • 0 in reply to Albert Sun
    TI__Genius 10772 points

    Hi Albert,

    Could you elaborate more on what question you are asking for, or in regards to the layout?

    Thanks,
    Field