• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 64 subscribers
  • Views 184 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS650332-Q1: TPS650332-Q1 SM09 explanation

Madalina Mihaela
Prodigy 70 points
Part Number: TPS650332-Q1

Hello ,

Can you provide me a detailed explanation of the SM 09? 

Correct me if I am wrong :P

If we want to change some register inside the PMIC, like GPIO direction ~ this SM will trigger the nINT pin low as we do not have   I2C CRC Error masked 

      I2C_CRC_ERR_MASK is not masked so it’s 0

  • +1
    TI__Genius 10490 points

    Hi Madalina,

    SM09 describes 2 monitors on the I2C bus:

    1. One monitors incoming register addresses. If the address is not part of the user addresses, it will detect an I2C_INVALID_ADDR_ERR. 
    2. One monitors the incoming I2C CRC byte of the transaction. If the CRC byte is not correct, it will detect an I2C_CRC_ERR. 

    Since these faults are not masked, the register address and CRC byte sent by the host must be correct. If the device detects that they are not correct, nINT will be pulled low. 

    Thanks,

    Gerard