• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 62 subscribers
  • Views 82 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS7B68-Q1: PG, WDO pin information

Tosh+
Expert 7890 points
Part Number: TPS7B68-Q1

Tool/software:

Hello LDO team,

My customer (Hitachi Astemo) start schecking datasheet of this device.
I got some question about PG, WDO pins.

Q1) To set resistor value, please share the max/min pulldown current of PG & WDO respectively.

Q2) They want to tigh PG/WDO together and connect to MCU, please propose example circuit.

Q3) There is a thermal pad at bottom side PKG. Is this pad connected to GND internal PKG or floating?

Regards,
ti

  • 0
    TI__Mastermind 44365 points

    Hi,

    Tosh+ said:
    Q1) To set resistor value, please share the max/min pulldown current of PG & WDO respectively.

    We do not data for this, but the pulldown resistance is normally several hundred ohms, and the range of resistance values is 10k~100k.

    Tosh+ said:
    Q2) They want to tigh PG/WDO together and connect to MCU, please propose example circuit.

    At minimum they can just tie the PG and WDO pins together and use a single pull up resistor. Otherwise they can use 0ohm resistors at each pin and include pads for separate pull up resistors.

    Tosh+ said:

    Q3) There is a thermal pad at bottom side PKG. Is this pad connected to GND internal PKG or floating?

    The die attach is electrically conductive, so the thermal pad is connected to PBKG. 

    Regards,

    Nick