This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS4800-Q1: FLT_GD function of TPS4800-Q1

Part Number: TPS4800-Q1

Tool/software:

Hi team,

I have one question on TPS4800-Q1.

The FLT_GD is described as UVLO of gate drive, why it is asserted when PU to SRC is above 7.5V, instead of below 7.5V?

BR,

Xiaoying