• State Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 2 answers
  • Subscribers 66 subscribers
  • Views 215 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS563206: Inquiry About Replacing TLV62130 with TPS563206

Yongki Jeong1
Intellectual 535 points
Part Number: TPS563206
Other Parts Discussed in Thread: TLV62130, , TPS62903

Tool/software:

Hi, Ti power management team

Can i replace the TLV62130 in the following two scenarios:

Application

  1. MCU Power

    • Voltage / Current : 3.3V / 100mA

  2. BATTERY Input Source

    • Voltage / Current : 5V / 3A

Questions

1) For the TPS563206, the SW pin is connected to the BTST pin via a Via. Will this have a negative impact on EMI?

2) Is it acceptable to connect the SW pin with a thin trace?

3) Are there any precautions to take?

Regards.

Jeong.

  • 0
    TI__Genius 11540 points

    Hi Jeong,

    First answer your questions.

    1) SW to BST connected by via is not must, it can be routed on same layer.

    2) SW pin to inductor should be wide.

    3) Iq of TPS563206 is higher than TLV62130, and TPS563206 works in FCCM mode, that means TPS563206 will consume more power at light load. so if you need long battery life, this device is not suitable.

    The next generation of TLV62130 is TPS62903. You can use this.

    Regards,

    Shipeng

  • 0 in reply to Shipeng Cheng
    Intellectual 535 points

    Hi, Shipeng

    Thank you for your reply.

    I want replace the TLV62130 with a low cost IC.

    Questions:

    1. Should CBST be placed closer to SW or BST?
    2. Is it okay if the net width from SW to BST is thin?
    3. Is it advantageous to connect SW and BST using a via, as shown in the layout example,
      or is it better to connect them on the same layer? In this case, the output capacitor will not be connected to GND on the same layer.
    4. Are there any other considerations besides power consumption? (Power consumption is not an issue as a DC adapter is being used.)

    Regards.
    Jeong

  • 0 in reply to Yongki Jeong1
    TI__Mastermind 23816 points

    Hi Yongki

    Shipeng will check and get back to you later.

    Thanks and best regards.

  • +1 in reply to Yongki Jeong1
    TI__Genius 11540 points

    Hi Jeong,

    1.It's no matter Cboot is closer to SW or BST but the total length should be short.

    2.the width from SW to BST can be thin, but the width should not less than pin width.

    3.Both method is acceptable. Usually we put a via near SW pin to connect to BST.

    4. If you don't care about power consumption, it will be OK.

  • 0 in reply to Shipeng Cheng
    Intellectual 535 points

    Hi, Shipeng

    Thank you for your clear reply.

    Regards.

    Jeong