This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UCC21750-Q1: Resetting the chip

Part Number: UCC21750-Q1

Tool/software:

Hi,

Will there be any concerns if the chip is reset during every cycle?

Design Scenario:

I have tied the drive input to the reset pin of the driver.

As the chip resets during a rising edge on the RST pin (after staying low for 1000ns), the chip is reset during every cycle when the drive input is turned high.

Will this cause any issues in the chip functionalities?


Thanks

Ponkamali

  • No, It shouldnt cause any issues, EN can be connected to INP as well. But I am curious why INP and EN are tied together.

    As device is getting reset every time, I am wondering whether the propagation delay might be impacted due to it. There are no spec for EN going high to OUT High. Please check and ensure that its good for the system. If yes, then it can be planned.

    Thanks

    Sasi