Other Parts Discussed in Thread: TPS65215
Tool/software:
In our current design, we have selected the TPS65219 due to space constraints.
We use it power an FPGA, the recommended capacitance requirements of which are causing some issues for us in regards to the maximum capacitance figures that include point-of-load capacitance.
This is a problem with all three Bucks and LDOs 1 and 2.
As a specific example: Using Buck 1 to create a 0.85V core voltage rail, for which the FPGA forsees more than 500uF of capacitors.
Or using LDO1 for a 1.8V rail, that requires 60uF.
I understand that this usecase exceeds the recommended spec, but what problems would we be looking at for the operation here?
Is there any guidance as to how to proceed in this case?
Thank you, and kind regards,
Valentin Stümpert