Other Parts Discussed in Thread: TPS62913
Tool/software:
Hi,
referring to document SLVUC22 pg14 (TPS62913-IBB-EVM Schematic), can I replace SI1902CDL-T1-GE3 with FDG1024NZ (from OnSemi)?FDG1024NZ-D.PDF
Regards,
Angie
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
Hi,
referring to document SLVUC22 pg14 (TPS62913-IBB-EVM Schematic), can I replace SI1902CDL-T1-GE3 with FDG1024NZ (from OnSemi)?FDG1024NZ-D.PDF
Regards,
Angie
Hi Angie,
Lucia gao will reply you later.
Thanks,
Colin
Hi Angie,
What is your input voltage and output voltage, is this the same design as IBB-EVM?
If it's the same, pls also double check what is your Vcc voltage? The main difference between FDG1024NZ and SI1902CDL-T1-GE3 is gate to source voltage rating. When the PG pin output is low, Q2A is low, causing Q2B to see VCC, which causes the SYS_PG signal to be pulled to GND. Thus, whether it can be replaced to the Onsemi will also depends on your Vcc value.
Thanks!
BRs
Lucia
Hi Angie,
Thank you for your follow up question. Pls kindly let me check.
BRs
Lucia
Hi Lucia,
Can you guide me how to calculate the thermal disspiation for Q1 (SI1029X-T1-GE3) and Q2 (SI1902CDL-T1-GE3) based on
Input Voltage: +5.2V
Output Voltage: -3.3V
VCC: +5.2V.
Regards,
Angie
Hi Angie,
I would suggest you can reach out to Vishay to see if they have any thermal dissipation calculation tools. Thank you!
BRs
Lucia
Hi Lucia,
Alternatively, may I know what is the current drawn by Q1 and Q2 individually in the TPS62913 Inverting Buck Boost design with the following configuration? I need this information to run the thermal analysis.
Input Voltage: +5.2V
Output Voltage: -3.3V
VCC: +5.2V.
Regards,
Angie
Hi Angie,
Do you need the current through Q1 and Q2 when it's on state? Thank you.
BRs
Lucia
Hi Angie,
Pls kindly let me check and get back to you during these days.
BRs
Lucia
Hi Angie,
Pls kindly let me explain to you how to get the current through Q2A and Q2B. Q1 is similar.
When PG is low, Q2A off (i=0), Q2B on (the current is around Vcc/10k).
When PG is high, Q2A on (the current is around (Vcc+|Vout|)/10k, Q2B off (i=0).
Note that it does not considers the on resistance (it is quite small compared with 10k) of the NMOS, but the results are almost similar.
Thank you!
BRs
Lucia