Tool/software:
Hello,
My application requires driving a load necessitating a current limit beyond what is capable for one channel, so I am interested in the parallel channel capability.
My question is, when channels (1&2 or 3&4) are configured in parallel, is the parallel Icl setting in the DEV_CONFIG1/2 registers in respect to each individual channel (resulting in parallel Icl = 2 * DEV_CONFIG1/2 setting) or is it in respect to both channels combined (resulting in parallel Icl = DEV_CONFIG1/2 setting)?
I am also interested in which behaviour applies to the in-rush current setting too.
Many thanks!