This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS7A10: TPS7A1030PDSET

Part Number: TPS7A10

Tool/software:

Hello,

 

Hope you guys are doing great!

 

I am currently designing a circuit using your (TPS7A1030PDSET) LDO.

However in the datasheet it is stated that the maximum VIN is 3.3V. Furthermore, for operating in the "normal" mode, it is required that VIN >= VO(nom) + VDO. For the case of the TPS7A1030PDSET, VO(nom) is 3V, plus the VDO it raises up to approximately 3.1 V maximum.

The issue comes when consulting the paragraph of power supply recommendations. There it is stated that the VIN should be VO(nom) + 0.5V. For my case, this level exceeds the maximum input voltage (3.3V). 

Could you please help me clarify this? I add some images from your datasheet to illustrate my confusion. 

Thanks in advance!


 

Regards,

Paula



  • Hi Paula,

    The dropout voltage is a DC condition.  So to regulate 3V on the output you just need a dropout voltage above that on Vin.

    "Performance" metrics require more headroom than dropout.  "Performance" metrics are anything happening at AC: transient response, PSRR, etc.  We characterized the headroom for these metrics at 500mV.  "Performance" metrics are typically characterized between 300mV and 1V of headroom.  If your application offers less than 500mV of headroom, and your system also has transients to respond to (or you have a PSRR spec) then you'll want to consult the datasheet graphs to assess how the LDO operates under those conditions.  We always recommend obtaining an EVM for any of our LDO's to modify with your actual expected loading, and testing the LDO with your application in mind to confirm it will meet your needs.

    Thanks,

    Stephen