• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 131 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS650864: VDR5V_1/DRV5V_2 power-up sequencing requirement relative to VSYS

Matthew Bavier
Prodigy 300 points
Part Number: TPS650864

Tool/software:

Hi,

I had a quick question regarding the TPS6508640RSK. When looking at the datasheet, the example shows the DRV5V rails as connected to LDO5, however we do say it can be powered externally. In the case I power it externally, am I allowed to power it up to 5V before VSYS is powered up to 15V? From my interpretation of the datasheet/device block diagram, this seems like it would be ok, but the device still wouldn’t output until VSYS is powered up. Is there anything else I would need to keep in mind when powering the DRV5V rail externally?

Thank you,

Matthew Bavier

  • 0
    TI__Genius 9897 points

    Hi Matthew, 

    Yes, this would be ok to power up the DRV5V rails externally. The timing of this will be fine, since the device won't be outputting until VSYS is powered on, as you mentioned. 

    I am assuming this 5V external source is separate from the V5ANA/PVINx (3,4,5) source,
    But if this DRV5V source is the same as the V5ANA source, then the timing will be an issue, and you would need to be cautious of the following: 



    Best Regards, 
    Sarah