This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS7H5005-SEP: Clarification on SET pulse width distortion

Part Number: TPS7H5005-SEP


Tool/software:

Hello,

The single event transient data in https://www.ti.com/lit/pdf/SLVK115 indicates that an SET can cause the pulse width on SRx outputs to be longer than desired.  Does the SRx output stay high while the clock and OUTx continue normally potentially causing cross conduction, or is the extended SRx pulse caused by something earlier in the timing logic, giving the dead time logic a chance to prevent cross conduction normally?  Perhaps (hopefully) the clock period is simply extended by the SET but there's still a dead time between SRx and OUTx, or something like that?

Thanks.

  • Hey David,

    That report specifically calls out cross conduction:

    "SEE results demonstrated that the TPS7H500x-SEP is free of destructive SEL,SEB and cross conduction
    up to LETEFF = 48 MeV·cm2/mg and across the full electrical specifications"

    SRx events and OUTx events often happen at the same time, but the internal logic of the part keeps the operation in a semi-normal state.
    The consequence of the events happens by increasing the frequency of the pulses, thus leading to shorter OUTx pulses.
    SRx events are just going to be the inverse of the times OUTx is off.

    Thanks,
    Daniel