Tool/software:
Hello, Team,
Could you please describe more about "Reverse Protection Logic" shown in the functional block diagram is actually doing?
Our estimate is that judging from the input Vs, the device (a) limit the reverse current and/or (b) block a current path using a back-to-back FETs; is correct understanding?
Best,
Masaru
