This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS62130A: TPS62130 efficiency issue

Part Number: TPS62130A

Tool/software:

Hi Teams,

When the switching frequency is 1.25MHz, VIN=5V, Vout=1V, Iout=1.29A, The conversion efficiency of TPS62130ARGT is only about 67%, which is significantly different from the theoretical conversion efficiency given in the datasheet,

Customer testing method: Use current probes to test the current at the input and output terminals of the chip separately, and calculate the conversion efficiency;


Customer's load: This power supply is the core power supply of FPGA;

1. What testing methods does TI use when measuring conversion efficiency? Is this curve comparable to the data measured in the customer's application scenario?
2. What are some suggestions to improve conversion efficiency for customer application scenarios?

  • Hi Vayne,

    It shouldn't have such diffderence for your results. Does customer test on EVM or their board? 

    Thanks,

    COlin

  • Hi Colin,

    The customer uses a development board to power their load, and the test conversion efficiency is 78%. The reason why the development board has a higher power conversion efficiency than their board is because the inductance DCR of the development board is smaller,
    But there is still a certain gap between 78% and the 88% indicated on the curve. What could be the reason for this? Can you provide some suggestions for improvement?

  • Hi Vayne,

    Could you show me your schematic?

    How did you test the VIN and Vout? Is that the test point at closest to chip VIN and VOUT pin?

    Thanks,

    Colin