Tool/software:
Hello,
My customer needs to know TPS6594-Q1 I2C interface pins parasitic capacitance (or at least it's estimation).
Info needed for system worst case analysys.
Could you provide?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
Hello,
My customer needs to know TPS6594-Q1 I2C interface pins parasitic capacitance (or at least it's estimation).
Info needed for system worst case analysys.
Could you provide?
Hello Piotr,
I will reach out to our design team on this one.
Is the max bus capacitance enough information?
No,
what I need is paracitic capacitance of the SDA/SCL pins - "internal to" TPS6594-Q1 device.
I realised TI approach is typpically to follow I2C specification, that says SDA/SCL pins parasitic capacitance is 10pF_max.
Just wnat to check, if TPS6594-Q1 also follows it, of maybe parasitic internal capacitance is smaller.