Tool/software:
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
Hi Guo Kang,
What is the load at the output during DV?
Please share the schematic.
Do you see any other damage on the board?
Thanks,
Best Regards,
Taru
Hi Guo,
Based on a quick schematic review - the basic connections seem fine (although the cap values have been blurred out) - can you share the full unblurred schematic with me?
Was it ensured that the IC was assembled in an ESD safe area?
Thanks,
Best Regards,
Taru