This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS1663: The design issue for TPS16630

Part Number: TPS1663

Tool/software:

Hi,

We use the TPS16630 for our new design for the cooling fan hot swappable protection, and we have below isseu for this design:

1. The max.starting current of pur fans is 7.5A, and TPS16630 over load current limit is 6A, and the holding time of the starting current of the fan is more than 3.2us,

so please advise if TPS16630 is the best choose for our desngi or not:

2. Please kindly review our schematic and advise if there is any error:

3. The below is the EVM reference, we want to remove the TVS because it is very large volume for our PCB, please advsie if this is available or not? thanks.

  • Hi,

    Please kindly review our schematci and provide your commend, thanks.

  • Hello Zhang,

    During starting how long current stays in 7A range?

    I will recommend using PG pin as enable for downstream devices. You have tied up PG and FLT together.

    3. The below is the EVM reference, we want to remove the TVS because it is very large volume for our PCB, please advsie if this is available or not? thanks.

    Is it expected to pass surge requirement. Please evaluate your board before removing the TVS.

    Please check input voltage transients as well.

    Thanks 

    Amrit 

  • Hi Amrit,

    The starting time is more than 3.2us and we are afraid it will be shutdown because the load is the Fans(Coil winding design),

    Please advise if we can tied up PG and FLT together to slove this issue? thanks.

  • Hello Zhang,

    TPS1663 has fast trip (2 x IOL which means if you set 5A then fast trip will be at 10A. If current exceeds 10A device shuts down.

    But if current is 7A, device will limit the current. For 3.2 uSec device won't shut down. device will go current limit but will recover.

    You can check below current limiting in below waveform.

    FLT pin will go low and recover during current limiting. So, I am suggesting using PG pin. PG will go low if FET is off.

    Let me know if this is clear to you.

    Thanks 

    Amrit