• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 109 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CSD13383F4: low temperature operation of MOSFETs

Ernest Moorey
Prodigy 90 points
Part Number: CSD13383F4

Tool/software:

I am designing equipment to measure ultra low DC voltage at cryogenic temperature, down to helium temperature (4 deg A).

Will this or any other low rds MOSFET operate reliably?

  • 0
    TI__Mastermind 38270 points

    Hello Ernest,

    Thanks for your interest in TI FETs. As I responded previously, TI FETs are specified to a minimum temperature of -55°C. All characterization and qualification testing is done to -55°C. We have done no testing at cryogenic temperatures and therefore have no data. I don't believe TI has the capability to test at helium temperatures. The FET might function OK but we have no idea. Also, we're not sure how this would impact reliability.

    Thanks Again,

    John Wallace

    TI FET Applications

  • 0 in reply to John Wallace1
    Prodigy 90 points

    Thank you John,

    No one will give me a definite answer and so I am going to use some MOS devices anyway and test them first at nitrogen temperature and if this is successful go on down towards helium temperature, This is all very empirical, but is the only way to sort this problem - I think.

    Thank you for your time on this matter.

    With kind regards,

    Ernest

  • 0 in reply to Ernest Moorey
    TI__Mastermind 38270 points

    Hi Ernest,

    Yes, I wish I could provide more assistance. The CSD13383F4 seems like a good candidate. It is a chip scale device with solderable lands (LGA). There is no lead frame, plastic package or wire bonds. It's essentially a silicon chip with solderable pads. I'm including a link below on SMT guidelines for this family of products. For best results, please follow the TI recommended PCB footprint and stencil openings in the datasheet and app note.

    https://www.ti.com/lit/pdf/slra003

    Thanks,

    John