This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS650332-Q1: how to come out Reset mode

Part Number: TPS650332-Q1

Tool/software:

Hello Team

we are using TPS650332-Q1 PMIC 

I would like to know how to come out of reset state 

For Priority 2, the PMIC can go either Reset / WT_PWR_REC,

"" In order to exit the WT_PWR_REC State, the voltage on VSYS and VSYS_S must go below the VSYSUVLO_THRESHOLD so that the device can enter the OFF State""" 

So how to exit of Reset state ?

Please let me know 

  • Hi Sandeep,

      To exit of Reset state; all fault conditions causing the device goes into Reset state need to be disappear which means no more faults. 

    Thanks!

    Phil

  • can we exit form Reset mode by Resting the power input from Host, Means can Host power reset can make exit the reset mode of PMIC

  • Hi Sandeep,

      It depends on if all fault conditions causing the device goes into Reset state can be clear by the "Resting the power input from Host". If yes; then the reset can make exit the reset mode of PMIC.

    Thanks!

    Phil

      

  • Hello Phil,

    Can you please give me  list of P2 faults requires power Reset from Host  ?

    List of faults that the PMIC can come to Active mode if the fault is clears ? 

    Thanks!

    Sandeep P.

  • Hi Sandeep,

       The list of faults that the PMIC can come to Active mode if the fault is clears is circled in red below: 

     

    Thanks!

    Phil

  • Hello Phil 

    Thank you for your response,

    1. Can i consider that, PMIC checks for all this condition if those are ok then it automatically goes to Active state,

    After how much time of fault occurs this will be checked ??

    2. During any of the P2 fault reset mode, if i restart the power to the camera it will follow the process from  OFF (VSYS > VSYSUVLO_R) --> RESET (Checks the condition) --> Active sate am i correct ?

    3. During P2 fault reset mode,  hope the nRSROUT is low and all regulators are OFF am i correct ?

    Thanks,

    Sandeep P

  • Hi Sandeep,

      Answers are listed below:

    1. Yes; it depends on OTP settings with OPN (Order Part Number); TPS650332-Q1 is a GPN (Generic Part Number). 
    2. Yes; you're correct.
    3. In reset mode, the nRSROUT is low. It depends on which rail has the fault causing the reset. If BUCK1 has the fault causing the reset, then all other rails are OFF since BUCK1 is always the first rail and supplying its output for other rails' input. If the last rail has the fault causing the reset, and then other 3 rails have short output until the fault is detected when the last rail trying to power on. 

    Thanks!

    Phil

  • Hello Phil,

    Thanks for the support 

     About P3 and P2 faults 

    I want to disable interrupts for P3 voltage failures but keep them enabled for other failures like I2C or NVM CRC errors in P3.

    For any output voltage failure, I want the PMIC to either reset itself or enter the WT_PWR_REC state in P2 , is it possible to do ??

    How to do this in PMIC OTP settings ??

    This configuration we are planning  to minimize safety alerts sent from the camera to the host and only trigger alerts for P2 voltage failures, which are crucial to prevent permanent damage. When a P2 voltage failure occurs, the PMIC will go to Reset or wait for a power cycle.

    Thanks 

    Sandeep P

  • Hi Sandeep,

      Yes; for any output voltage failure, the PMIC can be set to either reset itself or enter the WT_PWR_REC state in P2 by following settings:

    1. Setting the bit 'STATE_TRANSITION' = ‘0’ to set the PMIC to reset itself when any output voltage failure in P2.
    2. Setting the bit 'STATE_TRANSITION' = ‘1’ to set the PMIC to enter the WT_PWR_REC state when any output voltage failure in P2.

     

     Thanks!

    Phil

  • Hello Phil 

    If the camera is configured for reset in response to a Priority 2 failure,

    the PMIC will repeatedly attempt to reset itself until the P2 failure condition is resolved, unlike the WT_PWR_REC mode which requires a host-initiated power cycle.

  • Hi Sandeep,

       Yes.

    Thanks!

    Phil