• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 63 subscribers
  • Views 80 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS3808: RESET status when 0.8V < VDD < 1.7V

Sam Ting
Expert 3580 points
Part Number: TPS3808

Tool/software:

Hi team,

My customer has a design with TPS3808G1, and the sequence is SENSE first (> VIT + VHYS), and then VDD (3.3V) goes up. Engineers need to know the SENSE state when the VDD transient period goes from 0.8V to 1.7V. Could you help answer this? Thank you!

From the datasheet, the recommended operating minimum VDD is 1.7V and the SENSE state is undefined when VDD < 0.8V.

Regards,
Sam Ting    

  • +1
    TI__Expert 3940 points

    Hi Sam,

    Thanks for your question!

    For the TPS3808, please see the screenshot below regarding device functional modes:

    Following section 8.4.2, RESET will stay asserted while VDD is between Vpor and VDD_min no matter the state of the SENSE pin.

    I hope this helps!

    Best Regards,

    Andrew Li