• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 63 subscribers
  • Views 117 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UCC27537: Active Pull Down Circuit

Keith Keller
Expert 7240 points
Part Number: UCC27537

Tool/software:

Hello,

We're working with the UCC27537 and wondering:

When the IC is disabled, is OUTL floating or does it have an active pull-down when powered off?

Is there a risk OUTL could toggle when VIN is removed with IN falling?

Thank you, Keith

  • 0
    TI__Intellectual 830 points

    Hi Keith,

    If by disabled you are referring to the EN being low, then OUT will be pulled low. When the device power is below UVLO, all outputs will be pulled low as well.

    Please let me know if you have any further questions.

    Thank you,

    Vincent Liew

  • 0 in reply to Vincent Liew
    TI__Expert 7240 points

    Hello,

    What would be the value of the internal pulldown when the IC is off?
    The datasheet is based on VDD = 18V.

    Thank you, Keith

  • 0 in reply to Keith Keller
    TI__Intellectual 830 points

    Hi Keith,

    Apologies for the delay. We do not have a spec for when the IC is powered off. The spec in the datasheet is for the pull-down FET which only functions when the device has VDD > 6V. When the device is under UVLO, outputs will be held low to ensure glitch-free operation during power up and power down. When the device is fully off, the outputs will be clamped due to the body diodes of the internal FETs.

    Best regards,

    Vincent Liew