• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 65 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UCC21755-Q1: UCC21755QDWRQ1

Vedang Pandya
Prodigy 10 points
Part Number: UCC21755-Q1

Tool/software:

Hi,

We are using UCC21755 gate drivers for driving SiC mosfet. I wanted to know about the active pull down feature on this isolated gate driver. 

Do this active pull-down feature work in no power conditions? 
Basically, we want to know in case of miller capacitance (Cdg) getting charged because of voltage swing on device drain and gate driver being unpowered, will this pull-down feature based on mosfet will be active or not?
Regards,
Vedang
  • 0
    TI__Expert 8145 points

    Yes, active pull down keeps the OUT pins clamped to VEE (even when VDD is open/not powered),

    Based on the description,

    The device implements an active pulldown feature to ensure the OUTH/OUTL pin clamping to VEE when the VDD is open. The OUTH/OUTL pin is in high-impedance status when VDD is open, the active pulldown feature can prevent the output be false turned on before the device is back to control.

    Thanks

    Sasi