Other Parts Discussed in Thread: TIDA-01480
Tool/software:
Dear TI Support Team,
I am currently working on a design using the TPS568215 for powering the Zynq UltraScale+ FPGA (model 5EV), and I have encountered some confusion regarding the output capacitance limitations and the recommended capacitor values.
The TPS568215 datasheet (page 20, Table 5) specifies a maximum output capacitance of 500 µF. However, the power requirements outlined in UG583 (Xilinx documentation) for the Zynq UltraScale+ indicate a need for 330 µF, 4 x 100 µF, 47 µF, and 10 µF capacitors for the VCCINT and VCCINT_IO power rails. These values seem to exceed the 500 µF limit specified in the TPS568215 datasheet.
Could you please clarify whether the 500 µF limitation refers only to the capacitors directly connected to the output of the TPS568215, or if capacitors can be distributed across multiple power domains of the FPGA? Additionally, how can we ensure compliance with the output capacitance limit while meeting the power requirements for the Zynq UltraScale+?
(this chip is recommended in your desig TI Designs: TIDA-01480)
Thank you for your time and assistance. I look forward to your guidance on this matter.
many regards,
Hamed Sotoudi