• State
  • Locked Locked
  • Replies 6 replies
  • Subscribers 64 subscribers
  • Views 107 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS610333-Q1: Observed more current during sleep mode(increase by 6mA) when the mode pin is pulled high

Hebbar Sudarshan
Prodigy 40 points
Part Number: TPS610333-Q1

Tool/software:

Dear Team,

Attached is the  schematic for TPS610333DRLR regulator.

We have done 2 test cases with this Boost regulator 

1.With mode pull up option provided - Observed more(increase of 6mA) current in sleep mode

2.With mode pull up option removed - Observed reduced current(reduced by 6mA) in sleep mode (Mode pin is left floating)

A) Let me know whether we can keep mode pin as floating is it feasible for the design? What is your feed back on it.

B) Or is there any approach from your end to reduce the current of boost in sleep mode condition.

  • 0
    TI__Mastermind 18700 points

    Hi Hebbar,

    For the sleep mode in your application, which of the following two conditions is correct?

    1. In sleep mode, 5V Vout is still needed, but the load is very light.
    2. In sleep mode, 5V Vout is not needed. The boost can be disable.

    Corresponding to the above two conditions, here are the comments:

    1. MODE pin can be floating, but it's more recommended to be pulled to GND.
    2. Pull down the EN to GND.

    Regards

    Lei

  • 0 in reply to Lei Zhong
    Prodigy 40 points

    Dear Lei,

    Thanks for the reply,

    For the sleep mode in our application below is the condition.

    1. In sleep mode, 5V Vout is still needed, but the load is very light.

    Regards,

    Hebbar Sudarshan

  • 0 in reply to Hebbar Sudarshan
    TI__Mastermind 18700 points

    Hi Hebbar,

    Thank for your information. Then pull the MODE to GND is recommended (make the MODE pin floating should also be OK), which make the device in PFM mode and the leakage will be much smaller than that in PWM mode (MODE = high), as you observed already.

    Regards

    Lei

  • 0 in reply to Lei Zhong
    Prodigy 40 points

    Hi Lei,

    Thanks for the reply,

    We need one more clarification from your end.

    Observed from the datasheet is that for Mode pin what is minimum and maximum voltage we can provide as it is not mentioned in the datasheet?

    Regards,

    Hebbar Sudarshan

  • 0 in reply to Hebbar Sudarshan
    TI__Guru 65200 points

    Hello Hebbar,

    At the moment the expert for this device is in public holiday. I expect that the values are the same as for the EN pin. This is typical, but for a device specific answer, please wat until next week.

    Best regards,
    Brigitte

  • 0 in reply to Hebbar Sudarshan
    TI__Prodigy 335 points

    Hi Sudarshan:

    as there is a 1M pull down resistor at Mode pin, so when mode pin is floating ,the Mode pin is logic low (refer datasheet page 6 )

    the threshold of Mode pin is < 0.4V logic low; > 1.2V logic high; (refer datasheet page 6 )

    the minimum and maximum voltage of Mode pin is -0.3V to 7V , same with EN pin

    thanks.